github/AmigaExamples
1
0
Fork 0
mirror of https://frontier.innolan.net/github/AmigaExamples.git synced 2026-09-12 02:21:29 +00:00
Code Releases Activity

Update README.md

Browse Source
This commit is contained in:
alpine9000
2016-03-11 19:53:18 +11:00
parent 7f5fd387a9
commit 8f0c3e00e3
1 changed files with 9 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files
014.lace_mode/README.md
+9 -9
View File
@@ -26,17 +26,17 @@ Then, during the vertical blank, depending on the LOF bit in the VPOSR register,
```
.mainLoop:
bsr waitVerticalBlank
btst.w #VPOSRLOFBIT,VPOSR(a6)
beq.s .lof
lea copper(pc),a0
move.l a0,COP1LC(a6)
bra .done
bsr waitVerticalBlank
btst.w #VPOSRLOFBIT,VPOSR(a6)
beq.s .lof
lea copper(pc),a0
move.l a0,COP1LC(a6)
bra .done
.lof:
lea copperLOF(pc),a0
move.l a0,COP1LC(a6)
lea copperLOF(pc),a0
move.l a0,COP1LC(a6)
.done
bra .mainLoop
bra .mainLoop
```
This example allows your to enable/disable INTERLACE mode in the [Makefile](Makefile):